

## United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/429,094	10/28/1999	JOHN S. YATES JR.	5231.16	5512		
75	. 03/07/2002					
DAVID E. BOUNDY SCHULTE ROTH & ZABEL 919 THIRD AVENUE			EXAMINER			
			ENG, DAVID Y			
NEWYORK, NY 10022			ART UNIT	PAPER NUMBER		
			2155	7-1		
			DATE MAILED: 03/07/2002	21		

Please find below and/or attached an Office communication concerning this application or proceeding.

y6

•			`		146		
•		Application No.		icant(s)	1		
		09/429,094	·	YATES ET AL.			
Office Action Sum	mary	Examiner		Art Unit			
	(	DAVID Y. ENG		2155			
The MAILING DATE of this Period for Reply	s communication appea	rs on the cove	sheet with the c	orrespondence ac	idress		
A SHORTENED STATUTORY F THE MAILING DATE OF THIS C  - Extensions of time may be available under after SIX (6) MONTHS from the mailing dat  - If the period for reply specified above is less - If NO period for reply is specified above, the - Failure to reply within the set or extended p - Any reply received by the Office later than t earned patent term adjustment. See 37 CF  Status	COMMUNICATION. the provisions of 37 CFR 1.136(a e of this communication. s than thirty (30) days, a reply wi e maximum statutory period will a eriod for reply will, by statute, ca hree months after the mailing da	a). In no event, howe thin the statutory mir apply and will expire use the application to	ever, may a reply be tim imum of thirty (30) days SIX (6) MONTHS from b become ABANDONE	nely filed s will be considered time the mailing date of this o D (35 U.S.C. § 133).			
1) Responsive to communic	ation(s) filed on <u>04 Fel</u>	<u>bruary 2002</u> .					
2a) This action is FINAL.	2b)⊠ This	action is non-fi	nal.				
3) Since this application is in closed in accordance with Disposition of Claims					ne merits is		
4)⊠ Claim(s) <u>1-52 and 54-57</u> i	s/are pending in the ap	plication.					
4a) Of the above claim(s)			ation.				
5) Claim(s) is/are allow							
6)⊠ Claim(s) <u>1-52 and 54-57</u> is	s/are rejected.						
7) Claim(s) is/are obje	cted to.						
8) Claim(s) are subject Application Papers	t to restriction and/or e	election require	ment.				
9) The specification is objecte	d to by the Examiner.						
10) The drawing(s) filed on	-	d or b)☐ object	ed to by the Exa	miner.			
Applicant may not request t		•	•				
11) The proposed drawing com					ner.		
If approved, corrected draw	ings are required in reply	to this Office ac	tion.				
12)☐ The oath or declaration is o	bjected to by the Exam	niner.					
Priority under 35 U.S.C. §§ 119 and	d 120						
13) Acknowledgment is made	of a claim for foreign p	riority under 35	5 U.S.C. § 119(a	)-(d) or (f).			
a) ☐ All b) ☐ Some * c) ☐	None of:						
1. Certified copies of the	ne priority documents h	ave been rece	ived.				
2. Certified copies of the	ne priority documents h	ave been rece	ived in Applicati	on No			
<ul> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>							
14) Acknowledgment is made or			•		l application).		
a) ☐ The translation of the table 15)☐ Acknowledgment is made o	oreign language provis	sional applicati	on has been rec	eived.	,		
Attachment(s)		,					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawin 3) Information Disclosure Statement(s) (P		4) 5) 6)		r (PTO-413) Paper No Patent Application (PT			
J.S. Patent and Trademark Office PTO-326 (Rev. 04-01)	Office Actio	n Summary	······	Part of	f Paper No. 21		

Application/Control Number: 09/429,094

Art Unit: 2155

Applicants are requested to update the status of related applications on page 1 of the specification.

Page 2

There is no claim 53 in the specification.

Claims 1-52 and 54-57 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

With respect to all independent claims, the recitation "each entry describing a likelihood of the existence of an alternate coding of instructions" is vague and indefinite. It is not clear whether there is or there is no alternate coding of instructions in the system for causing the pipeline to behave differently. Note that the definition of "likelihood" is "probability" in Webster's New Collegiate Dictionary. The probability of existence (instead of "true" or "false") would not result in two outcomes for designating two different behaviors. Note further that a pipeline which is a digital circuit is able to respond to only precise instructions and not probability.

The scope of meaning of the following is not clear:

1. "the architectural definition of the instructions", "an architecturally-visible data manipulation behavior" and "control transfer behavior" in all the independent claims. The Examiner is unable to find their definitions in the specification.

Art Unit: 2155

2. "wherein the architectural definition of the instruction in an emulated architecture does not call

for an interrupt" of claims 19 and 30. The Examiner is unable to find the explanation of the

wherein clause in the specification.

3. "altering a manipulation of data or transfer of control behavior of the instruction in a manner

incompatible with the architectural definition in an emulated architecture of the instruction" of

claim 39. The Examiner is unable to find the support or explanation of the clause.

4. "the architectural definition of the instruction with which the alteration is incompatible is a

definition in an emulated architecture" in claims 36-38.

5. "logically equivalent" in claims 22 and 33.

Further with respect to claim 10, it is not clear what actually the instruction pipeline

circuitry does.

Claim 14 fails to recite function of the lookup structure. Claim 14 further fails to recite

functional relationship between the circuits and the lookup structure such that meaningful

operation can be achieved.

Applicants are requested to identify the first table and the second table of claim 57 in the

drawings and the description in the specification.

Other dependent claims have similar defects set forth above.

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to

Application/Control Number: 09/429,094

Page 4

Art Unit: 2155

make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 1-52 and 54-57 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

The specification fails to disclose a table lookup circuitry having entries describing a likelihood of the existence of an alternate coding of instructions.

The specification fails to disclose an interrupt circuitry which triggers an interrupt in accordance with interrupt criteria on execution of an instruction, wherein the architectural definition of the instruction does not call for an interrupt, the interrupt criteria being based at least in part on the likelihood of the existence of an alternate coding of instructions (probability) as claimed.

The specification fails to disclose a handler being responsive to the likelihood of the existence of an alternate coding of instructions to affect the instruction pipeline circuitry to effect control of an architecturally-visible data manipulation behavior or control transfer behavior of the instruction as claimed.

The specification fails to disclose an instruction pipeline circuitry being affected by the handler being responsive to the likelihood of the existence of an alternate coding of instructions to effect control of an architecturally-visible data manipulation behavior or control transfer behavior of the instruction as claimed.

Application/Control Number: 09/429,094 Page 5

Art Unit: 2155

The specification fails to disclose an instruction pipeline circuitry being responsive to the likelihood of the existence of an alternate coding of instructions to alter a manipulation behavior or control transfer behavior of the instruction in a manner incompatible with the architectural definition of the instruction as claimed in claims 10 and 39 for example.

The specification fails to disclose the control of architecturally-visible data manipulation behavior includes changing an instruction set architecture under which instructions are interpreted by the computer of claim 5.

The specification fails to disclose an interrupt circuitry to trigger an interrupt in accordance with synchronous interrupt criteria being based on a memory state and wherein the architectural definition of the instruction in an emulated architecture does not call for an interrupt. The specification further fails to explain what synchronous interrupt criteria, memory state are and what the wherein clause actually means.

Applicants are requested to identify each of the above in the drawings and to identify the disclosure or explanation of the above word-by-word in the specification. Applicants are further requested to identify the disclosure, explanation and support of the invention claimed in each of the 57 claims word-by-word in the specification.

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

Claims 1-57 are rejected under 35 U.S.C. 103(a) as being unpatentable over Richter (5,481,684).

See at least Figures 1-5 and the description thereof in the specification of Richter.

Page 6

With respect to independent claims 1, 2, 10, 14, 24, 25, 39, 50 and dependent claims 3-7, 35, 13, 36-38, 15-17, 20, 21, 22, 23, 26, 57, 31-35, 40-47, 49, 51, Richter teaches a microprocessor chip, comprising: an instruction pipeline circuitry (Figure 5, 62 and 48) to effect control transfer from one instrcution set (CISC or RISC) to another (col. 10, line 35-45; col. 9, line 28; col. 5, lines 54 et seq.; col. 3, line 44 and col 2, line 30 et seq.), a table and a lookup circuitry (col 9, line 59 and segment register 10, mode control 42 and mode register) for indicating whether RISC or CISC code is to be decoded (set type bit 21, col 10 line 35), and interrupt circuitry and handler (see interrupts in line 40 column 3 to column 4 line 65).

With respect to calims 8, 14, 24, 25, 30, 27, 28, 48, 52, virtual address and address translation is taught by Richter in line 53 of column 6 and line 52 of column 11.

With respect to calims 11, for the teaching of binary translator, see the two types of decoders in lines 41 of column 12 to the end of column 14.

With respect to calims 19, 30, 9, 12, 18, 29, for the teaching of memory state and instruction address, see first state and second state in lines 13-20 of column 2, lines 63 of column 8 to line 26 of column 9.

For the reasons set forth in the section 112 rejections above, no statement can be made as to whether the Richter reference meets the functional languages of the claims, although the reference meets the structural limitations. If Applicants disagree with the Examiner's intrepretation of the Richter reference, Applicants are requested to explain word-by-word why the

Application/Control Number: 09/429,094 Page 7

Art Unit: 2155

rejected claims are patentable distinct over the reference (<u>In re Nielson</u>, 816 F.2d 1567, 2USPQ2d 1525 (Fed. Cir. 1987)). Merely pointing out what the calims required is not sufficient to overcome the rejection specifically with the defects set forth in the section 112, rejections.

The Blomgren et al. reference (5,781,750) is cited for the teaching of another dual-instruction-set architecture computer.

DAVID Y. ENG PRIMARY EXAMINER